TMS570LS3137 MIBSPI Interface : Slave Mode Transmission

Kalyan Vagvala

Other Parts Discussed in Thread: TMS570LS3137

Hi,

We are using MIBSPI interface in slave mode to communicate with another processor. configured in multi buffered mode and transmitting 24 words using Transfer group#0. And observing only one word in the receive buffer of Master. can you please provide your inputs which might cause this kind of behavior?

Thanks in advance.

Regards,

Kalyan

over 7 years ago

0 QJ Wang over 7 years ago

TI__Guru**** 198926 points

Hello Kalyan,

When operating in slave mode, only the SPICS0 can trigger the transfer group. The only transfer group 0 can be used.

The maximum input frequency on the SPICLK pin when in slave mode is VCLK frequency /2.

0 Kalyan Vagvala over 7 years ago in reply to QJ Wang

Prodigy 130 points

Thanks Wang,

The issue got resolved and the issue with configuring PSARTx field of TG.

Regards,

Kalyan

0 QJ Wang over 7 years ago in reply to Kalyan Vagvala

TI__Guru**** 198926 points

Thanks Kalyan

0 Kalyan Vagvala over 7 years ago in reply to QJ Wang

Prodigy 130 points

Hi Wang,

I have two questions related to MIBSPI TG configuration in slave mode:

1. Set TGENA bit to "1" and ONESHOT bit to "1" for transfer. TM570LS3137 continuously transmits the data. As per reference manual, if ONESHOT bit is Set to "1" TGENA bit should be cleared after completion of transfer. What could be the reason for this behavior?

2. In source code we have set TRIGEVT filed of TGxCTRL is set to "1h" (Rising edge) and TGIGSRCx field is set to "1h" (EXT0). Which mean setting External trigger source. Still master is receiving data from TMS570LS3137 controller. what could be the reason?

Thanks,
Kalyan

0 QJ Wang over 7 years ago in reply to Kalyan Vagvala

TI__Guru**** 198926 points

Hello Kalyan,

When MibSPI is operating in slave mode, it uses the chip-select pin (CS) to generate a trigger to the Transfer Group. The fields like trigger source
(TGIGSRCx) and trigger event (TRIGEVT) are not taken into account by the sequencer. Only the SPICS pins can trigger a Transfer Group, and the chip-select trigger operates as a level-sensitive trigger.

0 Kalyan Vagvala over 7 years ago in reply to QJ Wang

Prodigy 130 points

Thank you Wang foryour information and support.

Regards,

Kalyan

Arm-based microcontrollers

Arm-based microcontrollers forum

TMS570LS3137 MIBSPI Interface : Slave Mode Transmission