• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 31 subscribers
  • Views 683 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

64-Bit Write to CRC PSA Register using DMA producess Data Padding

Pashan
Intellectual 715 points

Hello,

I am trying to perform DMA 64-Bit Write Access to CRC PSA Register.

According to TRM, PSA Register is 64-Bit writable.

But when I perform DMA based 64-Bit Write to CRC PSA Register, I see that it is writing with ZERO values for the 32-Bit Part of Data.

I am reading

RAW_DATAREGL1 and

RAW_DATAREGH1

 

 

 

 

to verify that data I am writing.

Suppose I am writing  0x00000062 00000063 to PSA Register in FULL_CPU Mode, then I expected to see the same data in RAW_DATA Register.

Instead I am seeing 0x00000000 00000063.

Also, it looks like CRC is performing calculation on the following data contents:

0x00000062 00000000

0x00000000 00000063

That is because my offline calculation of PSA Value is matching with the PSA Register contents with the above sequence of input data.

Can you please let me know whether 64-Bit WRITE is possible to PSA Register and if so how?

Thank you.

Regards

Pashan

 

  • 0
    TI__Genius 14205 points

    Hi Pashan,

    We are working on your query, we will get beack to you as soon as possible.

    Best Regards
    Prathap

     

  • 0 in reply to Prathap
    Intellectual 715 points

    Hello Prathap,

    Any update about the 64-Bit WRITE Issue to PSA Register yet?

    Thank you.

    Regards

    Pashan

  • 0 in reply to Pashan
    TI__Genius 14205 points

    Hi Pashan,

    Find the below comments from one of our Apps Engineer.

    " As per MCRC spec. when CRC module is put under Full/Semi-CPU mode operation:

    Full CPU mode: CPU has to read the data for which PSA is to be calculated from memory and write it onto PSA Signature Register inside MCRC controller and not to RAW DATA register as mentioned in query.

    Semi CPU mode: Source address can be pointed to memory where the data patterns are stored and destination address should point to memory mapped channel 1 PSA signature register (if channel 1 is used for this operation).

    Yes it is possible to do double word write onto PSA signature register @ offset 0x60 and corresponding PSA value (for the data from 0x0 to 0x63)."

    Regards
    Prathap