• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 30 subscribers
  • Views 252 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C129XNCZAD: SPI DMA

James Meyer
Prodigy 20 points
Part Number: TM4C129XNCZAD

I am using the TI TM4C129XNCZADI3 processor. Is there a mechanism to enable the EOM bit (in SPI Control Register One) to identify the last frame while using DMA (with the SSIXFss (FSS Hold Frame) bit set)?

  • 0
    TI__Guru 72500 points
    Hi James,
    That is a good question. I played with this several hours yesterday as I thought there was a more elegant way to do this. Unfortunately all I have come up with so far is to set the uDMA transfer for the number of bytes minus 1. Then when you get an interrupt for the DMA transfer complete, you put the last byte in the buffer with SSIAdvDataPutFrameEnd(). Maybe someone else in the community has a better approach.
  • 0 in reply to Bob Crosby
    Prodigy 20 points
    OK! My solution was the same as yours. I thought there might be a more elegant (as you remarked) way to do it. Thanks!