Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C129EKCPDT: What's the relationship between VDD and Vbat

Part Number: TM4C129EKCPDT

hi,

my TM4C129 is powered by 3.3V VDD and 3V Vbat, we knew the "battery-backed memory" is powered by vbat, and if calling HibernateDataGet(),, the Vbat is working.

under this situation, if we cut off the VDD, the VDD still have 1.6V, we remove any related circuit outside of this chip between Vdd and Vbat, the 1.6V on Vdd still exist,

we also do the test if remove the HibernateDataGet() in my code, when shutdown the VDD, the VDD will be 0V

based on above, we're wondering what's the relationship between VDD and Vbat inside of TM4C129? How to avoid VDD still got some voltage affect by Vbat?

thank you.