Hello,
We have questions about derived clocks on TMS570 . In Datasheet (SPNS195C) Table 6-18. Clock Test Mode Options for Signals on ECLK1, it is mentioned that clock test mode is accessible on ECLK1.
1- Is it possible to check these clocks on ECLK2 :
- Oscillator clock?
- GCLK1 clock?
- HF LPO clock?
- VCLK clock?
- VCLK3 clock?
- RTI Base clock?
- Flash HD Pump Oscillator clock ?
If Yes, is it the same access that ECLK1?
2- Is it possible to apply a division factor for the following clocks :
- GCLK1 clock with a division factor of 10?
- VCLK with a division factor of 5?
- VCLK3 with a division factor of 5?
- Flash HD Pump Oscillator with a division factor of 6?
What are the registers to use for these divisions?
Best regards,
Christopher