This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: EMAC Reset

Part Number: TMS570LC4357

Hello,

We would like to have more information about EMAC deactivation means.

The Reference manual mention in section 32.2.15.1 that  "Unlike the EMAC module, the MDIO and EMAC control modules cannot be placed in reset from a register inside their memory map."

Nevertheless the EMAC control module seems to be in reset via the RESET bit in the SOFTRESET register (section 32.3.2) whereas the EMAC module is in reset via the SOFTRESET bit in the SOFTRESET register (section 32.5.34).

Could you precise us if each of these modules can be reset via the registers  as described in registers section of reference manual ?

Best regards,

Christopher

  • Hello Christopher,

    The interrupt status, control registers and CPPI RAM of EMAC control module can be reset by SOFTRESET bit of The EMAC Control Module Software Reset Register (SOFTRESET).
  • Hello ,
    Thanks for your answer.

    Is there a global reset for the EMAC function (reset of EMAC control module , EMAC module and MDIO module) ?
    Can we activate reset via the RESET bit in the SOFTRESET register (section 32.3.2) and reset via the SOFTRESET bit in the SOFTRESET register (section 32.5.34) to perform a global reset and ensure that the EMAC function will be 'OFF' ?

    Bets regards,
    Christopher
  • Hello,
    do you have an answer to my question please ?
    Regards,
    Christophre
  • Hello Christophre,

    When the device is powered on, the EMAC peripheral becomes enabled as soon as the system reset is released, and the EMAC peripheral registers are set to their default values. The application software can configure the EMAC peripheral registers as required. The SOFTRESET in EMAC control modue and EMAC controller can be used to reset the registers of EMAC control module and EMAC controller.

    Those two softreset bits are not able to reset the error interrupt triggered by errors in packet buffer descriptors.