• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 30 subscribers
  • Views 1013 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: DMA Bus Error, ESM 1.20 and BERFLAG

Franck WARTEL
Intellectual 450 points
Part Number: TMS570LC4357
Other Parts Discussed in Thread: TMS570LS3137

Hello,


While developing our autotest sequence for the DMA block we noticed several undocumented or inconsistent behaviour vs spnu563a document. Can you please provide some clarification/confirmation on the following points. All those points are related to generation of a bus error during DMA transfer, for which our procedure programs on purpose an erroneous DMA transfer, with NMPU and DMA MPU disabled, and  targeting a Flash Code area as destination so that to generate an error.

1.  We noticed that despite the TRM mentions that BERFLAG is never set in this device, this word is actually updated upon occurence of bus error

Can you clarifiy what is the expected BERFLAG register behaviour  on the TMS570LC4357 device ?


2. We noticed that ESM 1.20 is only raised in case the global channel interrupt enable set register is configured to enable the interrupt for the channel generating the aborted transfer. Can you confirm that ESM signaling is conditionned to interrupt enabling, I did not find any part of the document mentioning this.

Thanks for your support.

  • 0
    TI__Guru**** 196306 points
    Hi Frank,

    1. The BER (bus error) interrupt is issued when DMA detects an error on the bus. The BER interrupt is connected to the ESM module (ESM1.20). I think document group copied this paragraph from another device (for example TMS570LS3137) to LC4357. The BERFLAG on TMS570LSx device is not set when the bus error occurs, but BERFLAG on TMS570LC4357 is set if there is a bus error.
    2. Your observation is correct. Like BTC/HBC/FTC/LFS interrupts, the global channel interrupt enable register has to be set.
  • 0 in reply to QJ Wang
    Intellectual 450 points
    Hi QJ,

    Any plan to update the documentation or the errata list to correct those two points ?

    Regards,

    Franck
  • 0 in reply to Franck WARTEL
    TI__Guru**** 196306 points
    Hello Frank,

    I have submitted the ticket, and will be updated in the near future. Thank you for pointing those error out.

    BTW, I compared the latest TRM (spnu563a.pdf) and the last version TRM (spnu563.pdf), and noticed that the DMA chapter in last version is correct.