• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 29 subscribers
  • Views 971 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: nERROR and nERROR1 and nERROR2 pins

Vincent LORENTZ
Intellectual 320 points
Part Number: TMS570LC4357

Dear TI support,

I am trying to understand deeper the three nERROR pins on the TMS570LC4357. Since this microcontroller is always running in lockstep mode, probably only the nERROR and nERROR1 do really play a role, right? However, there are contradictory information in the datasheets (SPNS195C: 2 pins with the same name nERROR are described with 2 different descriptions in Table 4-20 on page 41) and in the Reference Manual (SPNU563A in section 6.5.11.1 on page 324).

Could you explain what is really applicable to the TMS570LC4357? Are all three nERROR/nERROR1/nERROR2 pins available? How do they behave? Are the pins B14 (nERROR) and J2 (nERROR in SPNS195C but nERROR1 in SPNS195A) actually the same signals? How should they be used?

Best regards

Vincent

  • 0
    TI__Mastermind 49120 points
    Hi Vincent,

    Please refer to this post for an explanation: e2e.ti.com/.../2744135

    Regards,
    Sunil
  • 0 in reply to Sunil Oak
    Intellectual 320 points
    Thank you for your very fast answer, Sunil. Actually, the related post nearly resolves the issue, but I would just like a final confirmation that my understanding is perfectly correct:

    In SPNU536A from March 2018 on page 324 (section 6.5.11.1: nERROR and nERROR1 Input Multiplexing): if PINMMR174[16] is set to 1 as it is always required, and since nERROR_OUT from ESM2 is always forced to be 1 as described in the linked post, then ESM1 gets nERROR_IN from reading nERROR pin, and outputs the results on nERROR1 pin.

    In conclusion, on the TMS570LC4357, nERROR1 pin will always show exactly the same value as the nERROR pin. Therefore, enabling also the nERROR1 pin (on pin J2) would only provide an exact copy of nERROR (being on pin B14). Can you confirm this? If yes, I would assign J2 to be GIOB[6] instead.

    Best regards
    Vincent
  • 0 in reply to Vincent LORENTZ
    TI__Mastermind 49120 points
    Hi Vincent,

    Your understanding is correct.

    ESM1 has an option to show the current status of either nERROR1 or nERROR. By default, PINMMR174[16] is set to 1. This makes ESM1 show the status of nERROR. The output signal could be shown on both nERROR and nERROR1 balls. Note that nERROR1 is not the default output on the assigned ball J2. The default signal output on this ball is GIOB[6].

    So, the application should assume that there is no nERROR1 or nERROR2, only nERROR. Also, leave the PINMMR registers dealing with the nERRORx multiplexing in their default states.

    Regards,
    Sunil