Hello,
Configure GPIO resistive divider per design guide VBUS values below makes input High logic < VDD*0.65 minimum for 5v signals. The actual voltage at divider center point is roughly 1.90v with a robust 5v peak drive signal. QEI uses PL1,2,3 configures WPU, makes no difference as STD configured pins. Potentiometer rule suggest 6.8k series 10k to ground for input (+4.975V), expected High logic value at GPIO pin (+2.4875v). Why are PL inputs much lower voltage than even potentiometer rule predicts? Is there a better way to configure the input or perhaps sensor output signals are OD with 10k pull up and effect the GPIO in undocumented way?
What are better divider values since potentiometer rule values also will produce incorrect logic voltages for square wave input signals PHA, PHB, Index?
Design guide: A 5.6KΩ +/- 5% in series with a 10KΩ +/- 5% resistor should be wired as a voltage divider between VBUS on the connector and ground. This circuit drops the 5V VBUS value to 3.2V at the GPIO pin.