This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS3137: Device crashes on read from disconnected memory

Part Number: TMS570LS3137

Hello,

When attempting to read from external memory via Async EMIF (while the external memory is disconnected, simulating a bad device) the TMS570 'crashes' (PC goes to 0x10). The ESM registers do not change to signal an error in ESM. Is there a way to trap this or preemptively catch this error? We need to make sure if the external memory were ever to break, the device could still continue normal functions.

Thanks,

David Cothran

  • Hello,
    PC 0x10 is the Data abort exception interrupt handler. You can write interrupt handler where needed action will be taken. Data abort could be Precise or Imprecise (this is described in Section 2.3.2.2 of device TRM).
    The processor takes the data abort if data should be read from or written to a protected or faulty memory location. This could be because of:
    • The memory location is not implemented
    • The memory location is read or write only in privileged mode (when processor is in User mode)
    • The memory location is read or write protected by the MPU
    • If an error is detected in the data by the ECC checking logic
    More on interrupt handling can be found here: www.ti.com/.../spna218.pdf

    Best regards,
    Miro
  • Miroslav,

    We looked into handling the data abort exception and decided to allow it to reset if that happens. We have also found that the EMIF has some status registers we can use to help prevent the issue from happening in the first place one being the INTRAW. I would like to know how we can trigger the line trap interrupt in code. Currently we just get the Async Time out.

    Any help would be appreciated.

    Thanks,
    David Cothran
  • Hi David,

    Accessing the implemented memory will cause data abort, but it will not trigger ESM.