Hi,
While interfacing asynchronous memory to TMS570LC4357, the timing constraints play a significant role. On which basis, the timing constraints are taken for EMIF interfacing?
Thanks and Regards
Panguluri, Susvitha
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
While interfacing asynchronous memory to TMS570LC4357, the timing constraints play a significant role. On which basis, the timing constraints are taken for EMIF interfacing?
Thanks and Regards
Panguluri, Susvitha