This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: EMIF interfacing with LSRAM

Part Number: TMS570LC4357
Other Parts Discussed in Thread: HALCOGEN

Hi,

We are trying to interface the flash memory in IGLOO2 and SmartFusion2 SoC. It datasheet is provided in Microsemi IGLOO2 .

The frequency required is 90MHz. For the R_SETUP time, we used Read enable setup time(TRDESU)=0.528 ns.

In HALCoGen, when these are made in terms of EMIF_CLK cycles, we get it ~0.

For example, for the TRDESU = 0.528 ns.

Number of EMIF_CLK cycles covered in 0.528ns is

0.528*10-9*90*106-1=0.047-1= 0.9525 cycles.

Is the analysis exact w.r.t. the data sheet.

Is data setup, address setup and block setup time needs to be considered in calculating the setup time. Similarly is it same for the hold time as well?

 Thank you,

Tirumala