In spnu499c.pdf in Table 2-44. PLL Control Register 1 (PLLCTL1), in Field MASK_SLIP there is a note:
If ROS (Bit 31) is set to 1, the device will be reset if a PLL Slip and the PLL will be bypassed after the reset occurs.
My question concerns the second half of this statement.
Does this mean that if ROS is set and MASK_SLIP is set to bypass on PLL slip, once a PLL slip occurs, PLL cannot be used?