This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C123BH6ZRB: Sampling rate

Part Number: TM4C123BH6ZRB

Hi, the sampling rate on the TM4C123BH6ZRB is 1 million samples/second. Can the sampling rate be configured or slowed down?

Thanks!  

  • Yes, you can reduce the sampling rate in continuous sample mode with the TivaWare function ADCClockConfigSet() to 1/2, 1/4 or 1/8 rate. More commonly, a timer is used to trigger the ADC to provide the sample rate.

  • Hello Bob,

    Staff just noted and now states & then asks, "Indeed the Timer Trigger provides extreme flexibility in dialing-in the ADC's 'Sample Rate.'     (that's 'just' as you've noted.)    

    However:

    • what results if the 4 or even 8 ADC Acquisition Step Sequence is employed?    (I may have butchered your terminology - most of our work now is w/ARM Cortex M7 and beyond)    Is it not likely that the 'individual Acquistion 'Steps' will occur at  (perhaps) still the ADCClockConfigSet() rate?     And that proves (beyond) poster's 'slowed acquisition desire.'
    • staff recognizes that a 'single step sequence' may be employed - yet that leads to 'excessively repeated ADC calls' - and the 'efficiency of the 'multi-acquisition mode' is much preferred.

    More clearly - I believe they are asking, "Can the time between successive ADC Acquisitions - during a 'Multi-Stepped Acquistion Sequence' - be somehow controlled?      And of course ... if so ...how?

    Thank you for your insights - as always - much appreciated.

  • What version of TivaWare uses this function? I do not have it in TivaWare-SW-TM4C-2.0.1.11577.exe

    Thanks,

    Joe  

  • It is in the current version of TivaWare, 2.1.4.178.