• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 767 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM44L920: DCC working verification and no notification.

jay_
Expert 1060 points
Part Number: RM44L920
Other Parts Discussed in Thread: HALCOGEN

Hi Ti experts,

I am trying to demonstrate the DCC working. There're few questions.
I attached my halcogen source for your reference.

1524.DCC.zip

1. When I execute without enable single shot mode

It hangs at while. but it is normal operation. right? because the DCCSTAT only shows "1" when err has occured.

2.  When I execute with enable single shot mode

the code passes but both counts shows "0". I am wondering whether it is normal operation.

 


 

3.  both case (1,2) I enable the break point at dccnotification(); but it has never occurs even though I eanble inturrupt on halcogen.
Please let me know how can I get the noti.


 

Please give me the answer of this 3 questions.

 

Best Regards,

Jay.

  • 0
    TI__Mastermind 21425 points

    Hello,

    DCCSTAT register has 2 meaningful bits: DONE and ERR. DONE is set to 1 when Single-shot sequence is done without any error and ERR bit is set to 1 when error occurs ( Section 11.4.6 in TRM ). So, if there is no error, when done, DCCSTAT will be not equal to 0.

    In one shot mode the DCC gets disabled automatically, which prevents further counting. Counters are frozen so that they are not counting any further ( Section 11.2.2 in device TRM).
    In continuous mode the sequence of counting down and checking then continues as long as there is no error, or until the DCC module is disabled.

    For triggering DCC Done interrupt, you must enable it in VIM module (channel 82 for DCC1 and channel 83 for DCC2) as well.

    DCC Error interrupt can be enabled to be generated from the ESM module (DCC1 error is connected to Group 1, channel 30 while DCC2 error is connected to Group 1 Channel 62 - Table 6-31 in Datasheet)