This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/RM46L850: debug_status_flag

Part Number: RM46L850

Tool/software: Code Composer Studio

Hi

how can I monitor debug_status_flag bit (inside HETEXC2) .I have put breakpoint, but couldn't see the bit 8 changed.

can anyone please guide me how to monitor that bit.

thanks

rock

  • Hello,

    Please refer to the below RM46Lx TRM excerpt:

    The N2HET supports breakpoints to allow you to more easily debug your N2HET program. Figure 23-6 provides an illustration of the breakpoint mechanism.

    The steps to enable an N2HET breakpoint are:

    1. Make sure the device nTRST pin is high, since N2HET breakpoints are disabled whenever this pin is low. (Normally this is handled automatically when a JTAG debugger is attached).

    2. Attach a JTAG debugger and connect to the device that has been already programmed with the N2HET code that needs to debugged. (downloading to on-chip flash is outside the scope of this section).

    3. Execute the CPU program at least until the point where the N2HET program RAM has been initialized by the CPU.

    4. Open a memory window in the N2HET registers.

    5. Make sure NHETEXC2.DEBUGSTATUSFLAG is cleared.

    6. Open a memory window on the N2HET RAM

    7. Set bit 22 in the program field of the instruction(s) on which you wish to break. Note that this instruction will be executed before the N2HET is halted - slightly different from how CPU breakpoints behave.

    8. Make sure the CPU and N2HET are running, if they are halted then restart the CPU through the JTAG emulator (N2HET will start when the CPU starts).

    9. Both the CPU and N2HET will halt when breakpoint is reached.