• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 31 subscribers
  • Views 362 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C1294KCPDT: Revision ID Doesn't Match Top-Mark

Don Schelle
Expert 4150 points
Part Number: TM4C1294KCPDT

Hello,

We are working with the TM4C1294KCPDT and having trouble reading the revision ID.    Specifically:

  • Memory address = 0x400FE000 (DID0)
  • We've tested 7x devices
    • A good device (6 of them) reads: 0x100A0002
    • A bad device (1 of them) reads: 0x100A0006

Top mark on the device is as follows:

Decoding the register contents using the table from page 255 of the datasheet (http://www.ti.com/lit/ds/symlink/tm4c1294kcpdt.pdf) yields:

  • Good Device = 0x100A0002
    • Silicon Revision = A2
  • Bad Device = 0x100A0006
    • Silicon Revision = A6

Per the errata (link below), the "I3" on the top marking indicates silicon revision "A2"

Would you be able to help us understand why we're seeing this difference?

Don

  • 0
    TI__Guru*** 135355 points

    Hello Don,

    That result doesn't make any sense to me.

    For the TM4C129x device family, there are no revision 6 parts.

    Furthermore for TM4C123x devices which do go up to Rev 6, the minor die revision doesn't go up that high either.

    There should be no TM4C devices which actually would read out a 0x06 for the minor die revision.

    Are they seeing any other strange behavior with that device? Is this on custom hardware? Is that lone device the only one reporting this problem die revision?

    I agree that the markings definitely indicate A2 die revision which is silicon revision 3, and that is what I would expect the device to report back. Not sure what could cause a wrong register read for DID0 but something seems wrong with that.

  • 0 in reply to Ralph Jacobi
    TI__Expert 4150 points

    Thanks Ralph,

    We're digging into this further.    More details should be forthcoming.

    Don

  • 0 in reply to Don Schelle
    TI__Guru*** 135355 points

    Hello Donald,

    Any updates on this?

  • 0 in reply to Ralph Jacobi
    TI__Expert 4150 points

    Hey Ralph,

    Thanks for following up on this.    The engineer is in the process of debugging his setup now, though at present we don't see the flipped bit anymore.

    We'll circle back next week and if required close out this thread.

    Don

  • 0
    Guru 55913 points

    Hi Don,

    Your post states TM4C1294KCPDT yet the picture is NCPDT. Perhaps the project has not selected the correct tool set? The CCS debug GEL file memory map differs KCPDT versus NCPDT.