TMS570LC4357: MEMORY

user5093781

Part Number: TMS570LC4357
Hi. I am thinking of operating with the following configuration. GCLK:300MHz, HCLK:150MHz, RWIT:3 Q1:If the cache is used, can the flash memory and SRAM access speed be considered 300 MHz? Q2:If the cache is not used, can the flash memory and SRAM access speed be considered as 150MHz? Best Regards.

over 5 years ago

0 QJ Wang over 5 years ago

TI__Guru**** 196776 points

Hello,

If cache is enabled, the cache is clocked by GCLK (no waitstates).

For SRAM, it is clocked by HCLK and is limited to maximum 150 MHz, and data waitstates = 0.

For Flash, L2 flash is clocked by HCLK and is limited to maximum 150 MHz, and waitstates = 0~3. The flash can support zero data wait state up to 45 MHz.

0 user5093781 over 5 years ago in reply to QJ Wang

Intellectual 385 points

Hello. Thank you for response.

Arm-based microcontrollers

Arm-based microcontrollers forum

TMS570LC4357: MEMORY