Part Number: TMS570LC4357
Tool/software: Code Composer Studio
Dear forum members
My boot-loader code is working fine. But some times stay in dataEntry or prefetchEntry in HL_sys_intvec.asm
Please refer the image
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: TMS570LC4357
Tool/software: Code Composer Studio
Dear forum members
My boot-loader code is working fine. But some times stay in dataEntry or prefetchEntry in HL_sys_intvec.asm
Please refer the image
Hello Arun,
When the MCU's memory system cannot complete a memory access successfully, an abort is generated. Aborts can occur for a number of reasons, for example:
• a permission fault indicated by the MPU (memory protection unit)
• an error detected in the data by the ECC checking logic.
An error occurring on an instruction fetch generates a prefetch abort. Errors occurring on data accesses generate data aborts.
When a Prefetch Abort occurs, the processor marks the prefetched instruction as invalid, but does not take the exception until the instruction is to be executed. The processor reports the status and address of faults that occur during its operation. For both data and instruction faults there are two Fault Status Registers (FSRs) and one Fault Address Register (FAR).
Please read the value of those registers from CCS registers window to figure what instruction causes the PABT.
Hello Arun,
The value (b1) of DFSR means alignment fault.
An alignment fault is generated if a data access is performed to an address that is not aligned for the size of the access, and strict alignment is required for the access.
The DFAR shows that the code tried to access an invalid address (0xEB....).