• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 1365 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570 avionics SEU statistics

Evgenyy
Intellectual 490 points

Hello.

In accordance to that TMS570 is recommended for use in such safety-critical systems as avionics, are there any single event upsets (SEU) statistics or bit error rates available for TMS570 RAM and core registers?

Does the TMS570 Cortex-R4 lock-step mode with ECC functions enabled on RAM and flash completely prevent SEU effects?

Thanks, Evgenyy.

  • 0
    TI__Mastermind 23000 points

    Hello,

    Information on SEU statistics and error rates is available for the TMS570LS family as part of our safety deliverable package.  This information is available under NDA.  Please contact your local TI sales office to set up an NDA or to recieve the safety deliverables once under NDA.

     

    Best Regards,

    Karl