• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 31 subscribers
  • Views 406 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/TMS570LS0432: GIOA Interrupt Handling

N King
Intellectual 460 points

Part Number: TMS570LS0432
Other Parts Discussed in Thread: HALCOGEN

Tool/software: Code Composer Studio

Hello,

I've written code to detect a single edge-driven interrupt on GIOA[1], having configured gio.c using HALCoGen in the usual fashion. No other interrupt vectors are configured.

The setup is that the interrupt vector, gioHighLevelInterrupt, is correctly used to set the Program Counter upon interrupt, and a breakpoint placed at the first { bracket of the gioHighLevelInterrupt routine will cause CCS7 to stop the execution here. However, clicking Step Into, the next instruction, uint32 offset = gioREG->OFF1; is entirely ignored, with the PC jumping to sys_intvecs.asm >> undefEntry where it hangs.

I believe that this error handler is visited if there is more than one interrupt which has not correctly exited. I've tried everything I can think of regarding register/priority/flag setting/clearing (using the Memory Browser), whether before I cause an interrupt (from a venerable HP single-shot pulse generator), or having paused at the breakpoint and then changing the register settings. If the interrupt enable bit is not set, I correctly don't see any interrupt...

I use the command "_enable_IRQ();" to allow global interrupts after gio configuration. In accordance with SPNU517C para 14.2.2, bit 7 of CPSR is set once the interrupt breakpoint is reached. So, when running cleanly, CPSR = 0x400035F. After interrupt, CPSR = 0x40003D2. Once the undefEntry hang is reached, CPSR = 0x400003DB.

Any help welcome, Thanks.

  • 0
    TI__Guru**** 200206 points

    Hello,

    When code gets to the breakpoint, the I bit is set (IRQ is disabled), the external interrupt doesn't impact the reading of the GIO OFF1 register. Do you enable the floating point for this device? LS0432 is a fixed point device and doesn't support floating point.

    Can you check the value of the VIM INT request register? 

  • 0 in reply to QJ Wang
    Intellectual 460 points

    Thanks for your response. In the meantime, I kept REMming out chunks of the code, to get basically only the interrupt handler, with no success.

    I then created a small interrupt handler from scratch and that worked. So I added my original code gradually and that still works.

    So, I cannot offer any reason for why anything has changed: my code only performs multiple SPI transfers to and from a custom protocol serial controller IC, changing formats on the fly to provide 8-bit then 16-bit transfers with CS held low throughout! I have made minor changes, but nothing to explain the change. So I'll mark it resolved.