• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 380 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS3137: How do application handle these the failure in the ESM

user6263934
Prodigy 50 points
Part Number: TMS570LS3137

hello！

we can get the nERROR Pin Timing  in the section 12.2.2 of the TMS570LS3137 TRM manual.   Now I'm  confused about the example 6.  

the example 6 describes this"

Failure1, then ERROR pin reset request, then Failure2 occurs before ERROR pin gets reset.
In this case, the ERROR pin low-time is just extended (restarted) when the failure2 occurs and goes high
when this count-down expires. There now is a scenario where the ERROR pin is high and the group2/3
status flag is set. To avoid this scenario, the application must write 5h followed by 0 to the ESM Error Key
Register (ESMEKR). In this case, the ERROR pin will go high and then go low again to indicate the
second failure.

"

Q1: "There now is a scenario where the ERROR pin is high and the group2/3 status flag is set. "  Is the  scenario unreasonable ? how do I understand this in module levell and chip level?

Q2：If there are many faliures occurred，such as five. What should the application do  in right way ? What is the expected nERROR Pin scenario？

  • 0
    TI__Guru**** 196306 points

    Hello,

    Q1, It is expected. The nERROR reset request will pull the error pin to HIGH only when the count down expires. 

    Q2. If there is no nERROR reset request, the nERROR keeps at LOW state. If there is a nERROR reset request, and all the other four failures occur within the time the error pin is LOW. The nERROR pin low time will be extended. 

  • 0 in reply to QJ Wang
    Prodigy 50 points

    Q1： if it is expected, why the example 6 describes:"To avoid this scenario, the application must write 5h followed by 0 to the ESM Error Key Register (ESMEKR) " ?   what does the application avlod ?

    Q2: there is no differece between the answer of Q2 and the example 4.  in example 6, " In this case, the ERROR pin will go high and then go low again to indicate the second failure." . If there are five failures, What should the application do  in right way ? What is the expected nERROR Pin scenario？

  • 0 in reply to user6263934
    TI__Guru**** 196306 points

    If your code has code to handle the nERROR, you can write 0xA an d0x0 to ESMKEY register to clear nERROR pin after the previous nERROR has been processed.