Hi,
A cmos image chip produce a LVDS signal(34 data lane). The signal should be recieved and algorithmic processed.
Is there any DSP chip or microcontroller can directly recieve LVDS signal? Or some signal converter chip should be used?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
A cmos image chip produce a LVDS signal(34 data lane). The signal should be recieved and algorithmic processed.
Is there any DSP chip or microcontroller can directly recieve LVDS signal? Or some signal converter chip should be used?
Hi,
I did a search in ti e2e forum and it seems that several other forums deal with LVDS interface, such as HSDC-HSSC and Radar forums. Since you require the LVDS signal be processed, I'll move the thread to Radar forum to start with.
Rex
Hi I.K. ,
The signal should be processed in MCU. I wonder if DSP can recieve and analyze the LVTTL signal.
In addition, the LVDS data rate is about 480Mbps. 4 data channels, 1 control channel and 1clock channel. The data is 8bit, representing for the amplitude of the pix.
Or DSP can recieve parallel signal after converting LVDS signal to parallel port?
Regards,
Min
user6244022 said:Hi I.K. ,
The signal should be processed in MCU. I wonder if DSP can recieve and analyze the LVTTL signal.
In addition, the LVDS data rate is about 480Mbps. 4 data channels, 1 control channel and 1clock channel. The data is 8bit, representing for the amplitude of the pix.
Or DSP can recieve parallel signal after converting LVDS signal to parallel port?
We do this in an FPGA.
I.K. Anyiam said:Hi Min,
Are you trying to convert LVDS to LVTTL/LVCMOS? You can do so with LVDS receivers like the SN65LVDS386.
LVDS is just the I/O standard, as opposed to TTL or CMOS or whatever.
The data output of many CMOS image sensors use LVDS but they are serial and sometimes DDR.
So the problem is that the sensor outputs need to be deserialized and bit-slip used to re-align the data words once parallel. And since there are a lot of outputs, they need to be buffered in memory. It's a job for an FPGA.