This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Pin configuration for mibSPI pins



 

Hello,

The data sheet details how the mibSPI pins can have different drive configurations when set as GPIO.

I wanted to find out the drive configuration when the SPI pins are operating in SPI mode?

Push/pull, pull up , pull down, etc.

The data sheet did not seem to detail the drive when in SPI mode.

Thanks and Best Regards,

Will Stanton

 

 

 

 

  • Hi Will,

    For this post, I am assuming that you have selected CLK, SIMO, SOMI, CS and ENA as functional SPI signals and not as general-purpose I/O.

    • In Master mode, the CLK, SIMO and CS signals are outputs and controlled by the SPI communication controller (kernel).
    • When in functional output mode, the open drain capability is still available. So the application can configure the outputs to be used in push/pull or open-drain modes.
    • When the open-drain output mode is enabled, the output is enabled only when driving a low, otherwise it is tri-stated.
    • The pull selected is disabled automatically whenever the output is enabled.
    • In effect, if open-drain output mode is selected, the selected pull (via SPIPC7 and SPIPC8 registers) becomes effective when the module is trying to output a '1'.

    Hope this makes the behavior clearer. We will make the necessary updates to the TRM in the next release.

    Regards, Sunil