• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 376 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: TMS570: interconnect and PLL

Christopher TRITANT
Expert 1080 points

Part Number: TMS570LC4357

Hello,

Regarding the usage of TMS570LC4357:

Is it required to reinitialize the TMS570LC4357 PLL after interconnect test?

If PLL is reinitialized after interconnect test, shall we apply the same procedure as on power on reset?

BEst regards,

Christopher

  • 0
    TI__Guru**** 199216 points

    Hello,

    The CPU Interconnect Subsystem can be put into self-test. During self-test, the self-test logic applies test stimulus to each master and slave interface of the CPU interconnect Subsystem. The interconnect is not available for functional use when the self-test is applied.

    After the self-test is complete, a reset is applied to the CPU Interconnect Subsystem, and the CPU is also held in reset during the self test. CPU reset doesn't reset the PLL controller.