• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 325 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM57L843: F021 library requires disabling interrupts to work properly

Bill Willcox
Prodigy 40 points
Part Number: RM57L843

Hello TI,

We are using the F021 flash library to write a code binary to either flash bank 0 or flash bank 1 from code executing in the other flash bank. We are doing the flashing operation in a process managed by an industry standard RTOS. We were getting very difficult to diagnose errors until we disabled interrupts completely around the flash API calls. This stabilized the flashing operation to the point where we no longer get failures. TI document spna117a.pdf for the TMS570LS20x/10x device recommends completely disabling interrupts for the flashing operation, as we have done. Does this recommendation also apply to the RM57L843?

Thank you in advance,

Bill Willcox

Veo Robotics

 

  • 0
    TI__Guru**** 197356 points

    Hello Veo,

    The F021 Flash API does not disable interrupts. The users need to determine if the interrupt should be disabled or not. Interrupts only need to be disabled if there is an active Flash operation (Erase, Program) on the bank where the interrupt vectors are stored.

    If the interrupt ISR and vectors are stored in bank0, and you erase sectors of bank1 only, the interrupt doesn't have to be disabled. 

    But if you want to erase the sectors of bank0 (flash API related code is executed from SRAM), the interrupt has to be disabled. 

  • 0 in reply to QJ Wang
    Prodigy 40 points

    Thank you for the quick reply!

    The documentation indicates it is acceptable to flash bank 0 from code running in bank 1. Is this correct (your reply indicates running in SRAM)?

    Thank you and Best Regards,

    Bill

  • 0 in reply to Bill Willcox
    TI__Guru**** 197356 points

    Yes, you can erase sectors of bank 0 from code running in bank1. Since the exception vector table is always located at 0x000000000 (bank 0), you need to disable the interrupt. 

  • 0 in reply to QJ Wang
    Prodigy 40 points

    Thank you again!

    Best Regards,

    Bill