Part Number: TMS570LS0432
We are using a TMS570 chip in a design and we would like to ask:
Can the E2E protection be sufficient to replace the safety mechanisms for the CPU DCAN Silicon Level Random Hardware Failures ?
Is our understanding correct that by having and end-to-end protection protocol on higher levels we can afford not executing SMs CAN1a-CAN20 of the Safety Manual?