This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

WEBENCH® Tools/TMS570LS0714: How to enable Duel Core Lock Step and how to test it

Part Number: TMS570LS0714
Other Parts Discussed in Thread: HALCOGEN

Tool/software: WEBENCH® Design Tools

Hai,

while Generating code with halcogen is duel core lock step is enabled by default?

if not how to enable it in halcogen?

(or)  if there is no possibility to enable in halcogen, Please let me know the steps to follow .

After enabling please let me know How can I test it?

Thank You,

Chandu

  • Hi Chandu,

    The dual core lockstep is enabled by default, and it can not be disabled. The lockstep is the mode of operation of the dual ARM Cortex-R4F CPUs. The outputs of the two CPUs are compared on each CPU clock cycle. Any miscompare is flagged as an error of the highest severity level.

    The CPU Compare Module for Cortex-R4F (CCM-R4F) compares the outputs of two Cortex-R4F CPUs.