• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 320 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357-EP: SDRAM used as Asynchronous Bus

am_i_human_or_coffee
Prodigy 40 points
Part Number: TMS570LC4357-EP


Hello,

I have 4 asynchronous EMIF devices which I'm hoping to interface with. I know there are 3 asynchronous EMIF peripherals, and I'm hoping to leverage the SRRAM EMIF to communicate with an asynchronous device _and not_ with an SDRAM. Is it possible to configure the SDRAM EMIF peripheral to interface with an asynchronous EMIF device? Thanks.

  • 0
    TI__Guru**** 199096 points

    Hello,

    No, the asynchronous memory can not be connected directly to EMIF synchronous interface. 

    For async memory interface, the write enable triggers the write operation. The write address setup time and hold time and data setup time and hold time are based on the rising edge an falling edge of the write enable pulses. The write must toggle in every write operation.

    For sync memory interface, the address and data are registered on the clock edge rather than the write enable edge.