This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Programming TMS570 Watchdog

I am trying to program the TMS570 watchdog and  this is not clear from the TRM. My intent is to program the WDT such  that if a software refresh of this register does not occur within a specified time, this would force the reset of the controller. However what I see is that there are certain  pointers towards programming the timeout for the DMA  and  memory transfers, but nothing specific to my case.

5.1.45 System Exception Status Register (SYSESR)

mentions the following

Bit 13 WDRST Watchdog reset flag. This bit is set when the last reset was caused

by the analog or digital watchdog.

0 -> No reset has occurred because of the AWD or DWD.

1 -> A reset was caused by the AWD or DWD.

However I do not see any references to programming the AWD or DWD.

Looking forward for a response.

-Raj

 

 

 

 

  • TMS570LS2x series do not have any analog or digital watchdog. Any words about watchdog in the TRM should be a mistake.

    Regards,

    Haixiao

  • Is the TMS570LS3x series out in the market, if so which of your TMS570 series fall under those category.

    If not when are the TMS570LS3x series  slated to be in the market. How do other safety critical product manufacturers tackle without a built in watchdog, typically our products require both an internal and external watchdog.

     

    -Raj

  • We use redudant hardware, two R4F CPUs run in lock step. For SIL3 application, the user also need to implement an external windowed watch dog for temporal faults.

    If you have more question, go ahead and post it in the sub-forum: Safety & Systems

    Regards,

    Haixiao

  • Hello Raj,

    There are many different strategies implemented for using watchdog timers.  For the LS2x product, there is no onboard watchdog.  This is done primarily due to concerns regarding common mode failure.  An onboard watchdog timer will have effectiveness reduced as compared to one which is implemented off-chip.  For the upcoming series of products, we have elected to give our customers more options, including adding an onboard windowed watchdog.

    Regards,

    Karl