Hi,
I have qestion about ADC Sample and Hold Time setting for TM4C1292NCPDT.
The ADCSSTSHn register can be used to set the ADC clocks(N_SH), but there is a large difference in the ADC value obtained depending on this setting value.
When the sample and hold time is set to 4 cycles, there are variations in the acquired ADC values.
(This is probably because there is noise in the input signal to the ADC pin, and this noise is reflected in the results.)
However, If the sample and hold time is set to 32 cycles, the acquired ADC value will be a constant value with no variation.
I don't understand why longer sample and hold time suppresses fluctuations caused by noise.
Is the voltage value averaging process being performed internally according to the sample and hold time?
Best Regards,
UNA