• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 159 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: When is the ESM 1.43 asserted?

Max Wittekind
Expert 1875 points
Part Number: TMS570LC4357

Hi Experts,

The Data Manual of the TMS570LC4357 mentiones a EMS 1.43 for Ethernet Errors. Table 6-46 says that "Any error reported by slave beeing accessed" will assert ESM 1.43.
As far as I understand, this would mean that any error in the Ethernet Modul (e.g. CRC Error, Physical Layer Fault...) will set ESM 1.43. What confuses me is, that neither the Reference Manu al nor the Safety Manual mentions that any error gets signaled to the ESM. For example: in the Safety Manual the Error Response for a CRC Error should be an interrupt.

(Q1) When exactly will ESM 1.43 be set and is there any way to configure this outside of the ESM?

Best regards,

Max

  • +1
    TI__Mastermind 49120 points

    Hello,

    This error is related to the dedicated DMA engine inside the EMAC module. This DMA engine has the ability to transfer data to/from the local EMAC module's CPPI RAM from/to the CPU RAM, or external memory, or even to peripheral control registers. You can set up the PCRx registers to not allow EMAC (master id 14) to write to the peripheral registers and then initiate a transfer from CPPI RAM to a peripheral register address. The PCR will return an error response to this access, which is then captured in ESM group1 channel 43.