This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28388D: Power sequencing

Part Number: TMS320F28388D

Hello Team,

I'd like to ask a question about the power-up sequence. In SPRSP14B in 5.8.1 this paragraph: 

"VDDIO and VDDA Requirements: The 3.3-V supplies VDDIO and VDDA should be powered up together
and kept within 0.3 V of each other during functional operation."
I'd like to ask how strict is this requirement. I mean can VDDIO ramps up first and VDDA rise 2ms later or both must be tight together all the time? Is it dangerous for the MCU?
Regards,
Renan
  • Hi Renan,

    Powering up the 3.3v rails together is a strict requirement. You should tie all the 3.3v rails together and supply them from a single supply. If you are worried about noise coupling unto the VDDA rail, you can add a pi filter between VDDA and the other 3.3v rails.