This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I would like to have a feedback on the following CM booting sequence implementation, where the only condition is that C28 core cannot be stucked indefinetly, in case of CM booting problems:
- C28 takes CM out of reset.
- C28 set an IPC flag and load a timeout timer.
- If CM completes its booting sequence correctly, it ack the IPC flag, and C28 will go ahead.
- If CM does not complete the booting sequence before the timeout expires, C28 will signal an alarm and eventually will try some other CM boot retries, before giving up and going ahead.
- In both cases, in the end, C28 reads CMTOCPU1IPCBOOTSTS register, to get some information.
Is this procedure correct?
To be able to set a suitable timeout value, how long does it takes CM to complete the booting sequence, in case of no problems?
Thank you,
Carlo
Hi Carlo
I am looking into the same and will get back to you soon.
Regards,
Ronak
Hi Carlo,
For timing details regarding boot sequence, you can refer to the sections 10.2.2 Reset Electrical Data and Timing from the datasheet page no.99.
Thanks,
Ronak