• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 245 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TMS320F28377D: EMIF request arbitration details

TMS320F28377D: EMIF

Yale Li 李耀先
Expert 4660 points
Part Number: TMS320F28377D

Hi Team,

I ask this question for our customer:

If CPU1 wants to read and write two asynchronous devices, and CPU2 wants to read and write one asynchronous device. Are EMIF1 and EMIF2 unable to meet this requirement?

--

Thanks & Regards

Yale

  • +1
    TI__Guru* 95315 points

    Only CPU1 has access to EMIF2. One Asynch device can be accessed through EMIF2 by CPU1.

    CPU1 and CPU2 both have access to EMIF1. Either CPU can claim the master ownership for EMIF1 by configuring the EMIF1MSEL register.

    EMIF1 supports 32-bit data bus where as EMIF2 has only 16-bit data bus.

    EMIF1 support up to 3 chip-select (CSx) signals and EMIF2 supports 1 CSx for ASRAM. Since there are 3 CSx signals for EMIF1, accessing two asynch memories is possible.