This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I am using the SysConfig GUI in CCS to setup 6 phase shifted PWM waveforms, with complementary PWM, so 12 PWM waveforms total. The first 3 PWM waveforms are the primary set and the second 3 PWM waveforms are the secondary set. In each set, the waveforms are set to be shifted 120 degrees from each other and that is fixed. The phase that I want to vary is the phase between the primary set and secondary set so I have the secondary PWM A waveform sync’d to the primary PWM A waveform so that I can adjust the phase between these sets from 0 – 120 degrees; PWMs B and C in the secondary set are sync’d to the secondary PWM A waveform so that when the phase between the primary and secondary sets is adjusted, all of the waveforms remain 120 degrees shifted from each other. Other functions I am using on these waveforms are adjusting the duty cycle, dead-time, and switching frequency. I am are using the microcontroller in an open loop setup for now to operate in debug mode and just update the variables while running the power converter.
The parameters I am using are:
While setting all of this up, I am observing an issue I have yet to find an answer for. The issue I’m having and observing is:
I have looked at various examples and followed the training but I am unable to understand why the phase shift is off. Is there any way to eliminate this offset in phase shift?
Hi Antuwon,
When the sync in pulse occurs, it does not immediately load the value of TBPHS into TBCTR. There is a 1 to 2 TBCLK delay(depending on the divider between TBCLK and EPWMCLK) which results in a slight mismatch between the desired phase-shift and the actual phase shift observed on your scope. To resolve this you simply need to increase your TBPHS value by 2 (or by 1 if TBCLK frequency is less than EPWMCLK frequency)
This issue was previously documented in our F28003x TRMs but was removed by mistake. This note will be included in the TRM's next release:
Let me know if you have additional questions.
Thank you,
Luke
Hi Luke,
Thank you for resolving this issue for me, I was able to fix the mismatch issue. Does all of the C2000 microcontrollers have this 1 to 2 TBCLK delay?
Hi Antuwon,
Glad you were able to resolve this issue.
I expect this delay is present on all Gen 3 C2000 devices but need to confirm this by testing on my side. F28004x and F2837x may not have this delay since the sync scheme on these devices is slightly different.
Thank you,
Luke
Hi Antuwon,
I confirmed this with our other EPWM experts, this note applies to all gen 3 devices. It will be added back into all of our TRMs.
Thank you,
Luke
Hi Luke,
Thank you for quickly confirming this note. I will be sure to accommodate when using any of the Gen 3 devices.