• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 82 subscribers
  • Views 262 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TMS320F280037-Q1: PMIC compatibility

TMS320F280037-Q1: VDDIO and VDDA

Erik Arroyo
Prodigy 50 points

Part Number: TMS320F280037-Q1

Tool/software:

Reviewing datasheet, my understanding is that we can connect VDDIO and VDDA at different sources, but TI recommends connecting them together because there is no big benefit from connecting them to different supplies. Is this correct? It is only for simplicity and performance(noise), right? It is not because the device might be damaged.

According to table 6-2, we can apply VDDIO and VDDA at the same time, OR first VDDIO and then VDDA. Is there any timing requirement here? I mean, is there a problem if we power VDDIO and after some relative long time we supply VDDA? The only restriction I found is obvious, we cannot activate Analog modules in uC if we don't have VDDA, but I can't find if there are any timing restrictions for VDDA after VDDIO.

Basically, we want to clarify your recommendations, if they are based on performance only (noise) or if they are also driven because there are possibilities of damaging the device, or what we need to consider to avoid damage.

  • 0
    TI__Guru* 85730 points

    Hello,

    There is not a timing requirement per se, but VDDIO and VDDA should be kept with 0.7V of one another at all times.  So VDDA can lag VDDIO as mentioned in the DS, but it needs to maintain this voltage delta or less during that power up time.

    Best,
    Matthew