Other Parts Discussed in Thread: TMS320F28062
The datasheet for the TMS320F28062 shows a maximum XCLKOUT frequency of 20MHz. However, SYSCLKOUT can be as high as 90MHz when the PLL is used. The maximum divider value between SYSCLKOUT and XCLKOUT is /4. So my question is, what happens to XCLKOUT when SYSCLKOUT is 90MHz and the divider value (XCLKOUTDIV) is set to /4?