This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Champs,
Do we have any doc for CLA enhancement and comparison between F28069, F28379 and F280049?
Our customer used F28069 CLA before, and is evaluating if and how CLA is improved on F28379 and F280049.
Wayne
Ken,
They are useful, thank you for your information.
I also made a simple comparison table for our customers.
Would you please take a look and let me know if there is anything to be revised?
Wayne
F2803x (type 0) | F2806x (Type 0) | F2837x/F2807x (Type 1) | F28004x (Type 2) | Note | |
Accessed program memory | Dedicated, up to 4KW (8KB) | Dedicated, up to 4KW (8KB) | Shared, up to 12KW (24KB) | Shared, up to 16KW (32KB) | F2837x/F2807x/F28004x CLA uses shared memory blocks and can be allocated for either program or data. |
Accessed data memory | Dedicated, up to 2KW (4KB) | Dedicated, up to 4KW (8KB) | Shared, up to 12KW (24KB) | Shared, up to 16KW (32KB) | F2837x/F2807x/F28004x CLA uses shared memory blocks and can be allocated for either program or data. |
Access PWM, HRPWM | V | V | V | V | Only CLA1 can access HRPWM |
Access ADC result, Comp, DAC | V | V | V | V | |
Access ADC configuration | X | X | V | V | |
Access QEP, CAP | X | V | V | V | |
Access SDFM | X | X | V | V | |
Access McBSP | X | X | V | X | F280049 has no McBSP |
Access uPP | X | X | V | X | F280049 has no uPP; Only F2837x CLA1 can access uPP |
Access SPI | X | X | V | V | |
Access GPIO | X | X | V | V | |
Access PMBUS (I2C) | X | X | X | V | PMBUS is a different module from I2C module, but PMBUS can emulate as I2C |
Access LIN (UART) | X | X | X | V | UART(in LIN module) is a different module from SCI module, but they are functinally same |
Access PGA | X | X | X | V | |
Access FSI | X | X | X | V | |
Task 8 as background | X | X | X | V | |
DMA/CLA arbitration | X | X | See notes | See notes | In F2837x/F2807x, either CLA or DMA can access the peripherals based on SECMSEL configuration. In F28004x, all masters can perform simultaneous access to peripherals and access are arbitrated as per round robin scheme. |
True software breakpoint | X | X | X | V | F280049 has added MDEBUGSTOP1. See Sec 5.4.3 in F280049 TRM. |
Wayne,
Your table looks good and accurate. I am glad I was able to help. Please be sure to close this post with "Verified Answer". Thanks.
- Ken