• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 83 subscribers
  • Views 193 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LAUNCHXL-F280049C: Shared Memory Data Integrity CLA and C28x

Markus Hein
Prodigy 20 points
Part Number: LAUNCHXL-F280049C

Hello,

I am new to the TI Piccolo Microcontrollers and I have a question about Data integrity in the Shared Memory between Control Law Accellerator and C28X Core.

Is there a way to ensure that one Core doesnt write to the same Data Section while the other Core Reads date from the Data Section.

Thanks to you

Markus

  • 0
    TI__Guru** 113725 points

    HI,

    Is there a way to ensure that one Core doesnt write to the same Data Section while the other Core Reads date from the Data Section.

    These are single port RAMs and hardware has arbitration logic to make sure only one access goes to RAM block. So data integrity is taken care by hardware. 

    Regards,

    Vivek Singh 

  • 0 in reply to Vivek Singh
    Prodigy 20 points

    Thank you for your reply.

    I guess you refer to section 3.11.1.5 of the Technical Reference Manual. Ist that right?

    Thanks

    Markus

  • 0 in reply to Markus Hein
    TI__Guru** 113725 points

    Hi Markus,

    I guess you refer to section 3.11.1.5 of the Technical Reference Manual. Ist that right?

    That is correct.

    Regards,

    Vivek Singh