This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
In F2837xD processors, how do we select the CPU to which CLB is connected? I could not find any CPUSEL register to do the same. Also in CLB section it is not clear if CLB can be accessed by CPU2 or not.
On F2838x you can do that. But for F2837xD you cannot if you want EPWM1 to be owned by CPU1 which would mean HRPWM capabilities as well. Only CPU1 has access if you need the EPWM1/HRPWM access. If you don't need that you can use give access of the EPWM1 to CPU2 along with the GPIOs accessed by CLB on CPU2.
You can use also use IPC.
Nima