This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

is there a Pipeline in MSP430 CPU or Not ???

Hello,

I found two academic courses that say the MSP430 architecture has 3 stage pipeline links:
1/  www.ee.hacettepe.edu.tr/.../week2_hacettepe_2018.pdf
2/  ninova.itu.edu.tr/.../ekkaynaklar

In the official documentation we talk about a pipeline that uses a NOP to delay some instruction,

But I found a discussion here that denies the existence of a "classic" pipeline, so I am lost and my question is simple: is there a pipeline or not? can anyone clarify ?

The discussion : e2e.ti.com/.../msp430-von-neumann-or-harvard

Thanks

**Attention** This is a public forum