• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 79 subscribers
  • Views 206 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430FR5994: Question about MPS430FR5994 BSL Entry Sequence TSBW, en

NY
Expert 3040 points
Part Number: MSP430FR5994

Hi team, 

My customer want to confrim value of tSBW, en, at User's Guide "MSP430 FRAM Devices Bootloader (BSL) ", section 8.12.13.1 JTAG and Spy-Bi-Wire Interface, TSBW, en defined max= 100us only.

Based on this, customer tested wirting with BSL entry sequence (Figure 3-2), but it is not possible when the value is set to 55us. So then changed to 165us, can write eventually.

From the result of fact, TSBW, en must be set over 110us?

  • +1
    TI__Guru 56685 points

    Hello NY,

    The way to interpret this specification, is that the tSBWen is the max time the device needs to recognize pulses on to the pin. Another way to look at it, is tSBWen is the minimum time that TEST must be kept high from a tool/host perspective. 

    Please also reference Figure 2-13 in the MSP430 JTAg UG (www.ti.com/lit/slau320 ) to compare against the BSL entry sequence you reference (Figure 3-2 in FRAM BSL UG). The key for BSL entry is holding rST low until the second TEST pin pulse, and changing to high in the middle of that second pulse. 

  • 0 in reply to Jace H
    TI__Expert 3040 points

    thanks

**Attention** This is a public forum