I need to know the requirements for selecting an external clock source (CMOS oscillator) for XT2 for USB.
This design is considering a 4MHz clock source (this would also allow USB BSL due to auto-detect to set XT2 to bypass mode)
Can you confirm the values for the following parameters please?
- XT2 input max frequency variation
i.e. 4MHz ±2500ppm
- XT2 max input capacitance (in bypass mode for USB)
5.7 Schmitt-Trigger Inputs from the datasheet specs 5[pF] typical...
- XT2 input clock's max duty cycle variation (i.e. 45%~55%)
*Datasheet specs 40%~60% for 20MHz clock measured at ACLK. But for USB and 4MHz...?
- XT2 input clock's requirements for rise/fall time
If there are no rise/fall time requirements, is there a minimum pulse width required for voltage above VIH or below VIL from 5.7 Schmitt-Trigger Inputs
- XT2 input clock's jitter requirements
Are there any jitter requirements for the clock source?
Regards,
Darren