This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430F5438A: clock config

Part Number: MSP430F5438A

Hi team,

As shown above, the customer configures the 5438A with a 20MHz active crystal.

The code of clock configuration is as follows:

With this configuration, both the main and sub-clock read back with the following two functions is 1048576 MHz. This is also true in practice with serial communication testing.

clockValue = UCS_getSMCLK();
clockValue = UCS_getMCLK();

Why is this? Customer want to configure both master and sub-clocks to 20 MHz.

Thanks.

Best Regards,

Cherry

**Attention** This is a public forum