This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430F6779A: How to consider maximum rise time and fall time delay for baud rate error

Part Number: MSP430F6779A

Tool/software:

For consider select opto coupler with uart so how to consider worst case of rise time and fall time delay?

What is maximum delay we can accept without baud rate error? 

For Example if speed is 19200 bps which 1 bit  = 52.08us,

How much maximum 1bit Ton (rise time + delay time) = ?

How much Maximum 1bit Toff (rise time + storage time) = ?

  • Hi SH,

    We give the definition on the IO switching performance In datasheet:

    We support 25MHz IO which is far faster than 200Kbps.

    You can calculate the rising time, falling time based on the given parameter with the R C value.

    The rising / falling time does not related to your baud rate or UART configuration. It is electrical params and related to your hardware circuit.

    And we do not maintain the rising / falling time parameters. I suggest you can test with the EVMs or your customized board.

    B.R,

    Sal

  • For consider select opto coupler with uart so how to consider worst case of rise time and fall time delay?

    Remember that everything in the receiver depends on the falling edge of the start bit. All of its timing is with respect to that.

    So if that edge gets detected late, all of the bit sampling times will be skewed. So it will not matter if later bits are similarly skewed. So long as the receiver samples not too close to a bit edge. See 36.3.12 for the discussion of receiver timing.

**Attention** This is a public forum