• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 77 subscribers
  • Views 2800 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430' and MSP430x architecture

paddu
Intellectual 915 points

Hi all,

 

This may be a simple question,

How to identify MSP430's architecture(MSP430 and MSP430x) for a particular device.

I don't find any description specified in product folder or the datasheet.

(I think the simple way is to decide by its memory size)

Thankyou 

  • 0
    TI__Mastermind 24180 points

    As the amount of memory has increased such that 16 bits cannot represent all of the memory locations, you have to expand registers and to access higher memory. The MSP430X CPU can address a 1-MB address range without paging. In addition, the MSP430X CPU has fewer interrupt overhead cycles and fewer instruction cycles in some cases than the MSP430 CPU, while maintaining the same or better code density than the MSP430 CPU. The MSP430X CPU is completely backwards compatible with the MSP430 CPU.

    We have this architecture in the large memory devices, for example the F2618, FG4618, and its looking to be for all of the F5x family. The device memory size is a good way to determine which MSP430s have this architecture.


    Please visit both the MSP430F2xx and MSP430F5xx Users Guides:

    The MSP430F2x Users Guide discusses the MSP430X CPU specifically in chapter 4 and in the F5xx Users Guide in chapter 5.

**Attention** This is a public forum