Dear Friends,
In the general digital designs, people may pull-high, pull-low or floating with the input or output pins. I want to know in this three methods which one is the best for power saving? Thank you.
Sunglin.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Friends,
In the general digital designs, people may pull-high, pull-low or floating with the input or output pins. I want to know in this three methods which one is the best for power saving? Thank you.
Sunglin.
MSP inputs have high impedance. Which means that a floating pin may catch radio waves or get any input value you can imagine. By itself, this isn't a problem. If the input isn*'t used, you can ignore it. However, input transistions require some current in the following logic. Which is bad for low power. But even worse is a specific thing in CMOS logic: when the input voltage is near the transition point of the input logic, then internal cross-currents start to flow. Which can reach several 100µA in worst case. Which is very bad for low-power.
A typical case where this can be observed is with the reference input. If it is charged when you swotch the reference off and go into LPM, you'll after some time, while it discharges, see the current of the sleeping MSP go up, then after some more time go down again until it reaches the initial value.
So inputs should be held either on low or high level. If nothing is externally pulling them up or down by design, then they should be either turned into low outputs or their internal pulldowns should be enabled. This minimizes any leakage.
Jens-Michael,
Thank you for your detailed explanation again. This information should be useful for any new MSP430 designers, like me.
Sunglin.
Jason,
The ULP rules is very clear to tell designers what to do with the I/O port. Good information. Thank you very much.
Sunglin.
Jens-Michael Gross said:But even worse is a specific thing in CMOS logic: when the input voltage is near the transition point of the input logic, then internal cross-currents start to flow. Which can reach several 100µA in worst case. Which is very bad for low-power.
Some nice graphics in Leveraging Ultra Low Power Best Practices Introduction application note (pp. 6-7) depict this.
Nice application note. However, it is from 2008 and doesn't take care of the things that were introduced after. So some of the information is incomplete or does only apply to older MSPs.Christian Steffen said:Some nice graphics in Leveraging Ultra Low Power Best Practices Introduction application note (pp. 6-7) depict this.
Howewver, this specific drawing is nice, even though it is not 100% correct (the current begins to rise a good deal away from GND/VCC, near the transisiton point, while on the drawing it begins to rise as soon as GND/VCC are left)
**Attention** This is a public forum