This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Code size limit on msp432, why?

What is the reason for code size limiting the TI arm compiler for the msp432?

  • The answer and solution to this can be found with a search here in this forum or in Code Composer Studio forum.

  • I understand that it is code size limited. I realize I can purchase a license to get rid of the limitation.

    I'm asking a bigger question here. Why does it seem arbitrary which chips get code sized limited and which don't.

    With the msp430 TI mostly has a monopoly on the code generation so they take advantage. Also, I'm guessing they don't want to discourage the few remaining msp430 compiler vendors from producing  msp430 compilers and ide options.

    With the msp432 I don't see the point. Linaro continues to improve the gcc compiler and from the simple tests I've done it produces good or better code than the TI arm c compiler. TI does some RLE compression on the data section that gets decompressed on the fly at init time. However, who cares on a chip with 256K of flash. The arbitrary part I mention is with regard to the TIVA chips. No code size limit there and it is also a cortex-m4f. So why a penalty for the msp432?

    As far as paying for the compiler. I don't see what I would gain from purchasing it vs using gcc. Maybe there is something special I'm missing and you could enlighten me.

  • It has no sense to discuss the same item twice or multiple times here having the same result.
    Therefore I advised to search for the already posted answer to your question.
  • Do you have a specifc link in there that answers my questions because I do not see any posts that address these questions about the msp432.

  • To be honest:

    Absolutely understandable that there are code size limitations. Or any other functional limitations when getting a software for free. Which limitation is "better" is application specific. One person needs the code size and the other one needs the special functions.

    But I do not understand when there are differences between processors, either. At least if the difference is "NO CODE SIZE LIMIT" and "CODE SIZE LIMITED".

    Dennis

  • Agree not easy to find, but it’s here on top of this forum: “MSP432 FAQ”, and then go down into the replies.
    But I thought also to remember directions how to use the ‘unlimited’ way in CCS, but can’t see this here. If you have more question about MSP432 then I think it’s best to post them here.
  • Leo Bosch said:
    Agree not easy to find, but it’s here on top of this forum: “MSP432 FAQ”,

    That isn't an answer to my question. All it offers is a statement that the CCS C compiler is code size limited. I already know that. 

    I was hoping for something more tangible from TI like:

     o The code generated is higher quality.

     o We offer special features not found in GCC

     o We fix bugs you report in 24 hours

     o We accept new feature requests and turn them around in a week

     o We pay a $1000 bounty per reported sdk bug like the esp8266 people (Espressif actually)

    or in lieu of those reasons above I'd just be interested in the rational behind code size limiting the chips hobbyist are more likely to use.

**Attention** This is a public forum