• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 79 subscribers
  • Views 345 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430G2 SPI Slave Problem

erik lee2
Genius 3060 points
Other Parts Discussed in Thread: MSP430G2744

hi

i set MSP430G2744 be the SPI slave using 3 wire communication.  the host CLK speed is 50KHz, but the SOMI always not correct,

like picture below, i put 0xF0 to UCA0TXBUF in MSP430, but the SOMI seems drift and slower than it should be.

i did check the host and slave's Clock Polarity and Phase let them be the same. What is the possiblity make this happen?

 

  • 0
    Guru 16361 points
    What polarity/phase setting are you using on the MSP430G2744, and is the master another MSP430 or something else?
  • 0
    Prodigy 30 points
    Hi,
    I have a similar problem with you, but my trouble come from continuous 16 times pules at SCK pin.
    For 8 pules slave mode, maybe you can try to do NOT use the JTAG , and do NOT debug because it will conflict.

**Attention** This is a public forum